₹	j
ч	7
σ	7
₹	
α	3
σ	7
σ	7

Deepak Metha

		EAST SEARCH	1/12/06
L #	Hits	Search String	Databases
S1	2	6,282,131.pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB
S2	14	(memory near2 compiler\$1) with (memory near2 instance\$1)	US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB
S3	0	(memory near2 compiler\$1) with charcaterization	US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB
S4	10	(memory near2 instance\$1) with compilable	US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM TDB
S5	8	(memory near2 instance\$1) with (parameter\$1 or parametric)	EPO, JPO, DERWENT, I
Se	1628	(memory near2 instance\$1) with ((data near2 point\$1) or data)	US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB
S7	22	(memory near2 compiler\$1) with (parameter\$1 or parametric)	EPO, JPO, DERWENT, IBM
S8	198	(memory near2 compiler\$1) with ((data near2 point\$1) or data)	EPO, JPO, DERWENT, IBM
S9	1880	S2 or S4 or S5 or S6 or S7 or S8	USPAT; EPO;
S10	₩-	S9 and (memory with (MUX near2 factor\$1))	
S11	-	S9 and (MUX near2 factor\$1)	US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB
S12	7	S9 and (memory with ((parametric near2 dataset\$1) or dataset\$1))	EPO; JPO; DERWENT;
S13	0	S9 and (congruent near2 (memory near2 instance\$1))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S14	0	S9 and (congruent with (memory near2 instance\$1))	USPAT, EPO, JPO, DERWENT,
S15	16	S9 and (scale near2 factor\$1)	US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB
S16	0	S9 and ((scale near2 factor\$1) near2 interpolat\$3)	DERWENT;
S17	109	S9 and (memory near2 timing)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S18	250	S9 and (memory with ((access or cycle) near2 time))	EPO; JPO; DERWENT; I
S19	37	S17 and S18	EPO; JPO; DERWENT; I
S20	0	S9 and (MUX-4 or MUX-8 or MUX-16 or MUX-32)	EPO; JPO; DERWENT;
S21	176	S9 and ((memory near2 instance\$1) with (ROM or ((static or dynamic) near2 RAM) or EPROMUS-PGPUB; USPAT;	EPO; JPO; DERWENT;
S22	4	S9 and ((scale near2 factor\$1) with interpolat\$3)	EPO; JPO; DERWENT;
S23	22	S17 and S21	EPO; JPO; DERWENT;
S24	14	S18 and S21	EPO; JPO; DERWENT;
S25	2	S9 and ((memory near2 compiler\$1) with simulat\$3)	USPAT; EPO; JPO; DERWENT; I
S26	4	S9 and ((memory near2 compiler\$1) with technolog\$3)	EPO; JPO; DERWENT;
S27	-	S9 and ((memory with technolog\$3) with ("1.0" or "0.8" or "0.6" or "0.2"))	EPO; JPO; DERWENT;
S28	44	S9 and ((design near2 rule\$1) or foundry-specific or rule-specific or process-specific or proces: US-PGPUB;	_
S29	150	S10 or S11 or S12 or S15 or S19 or S22 or S23 or S24 or S25 or S26 or S27 or S28 or S2 or	US-PGPUB; USPAT;
S30	7	(memory near2 compiler\$1) with characterization	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S31	14	(memory near2 compiler\$1) with (memory near2 instance\$1)	USPAT, EPO, JPO, DERWENT,
S32	10	(memory near2 instance\$1) with compilable	EPO, JPO, DERWENT;
S33	8	(memory near2 instance\$1) with (parameter\$1 or parametric)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S34	1628	(memory near2 instance\$1) with ((data near2 point\$1) or data)	USPAT; EPO; JPO; DERWENT;
S35	55	(memory near2 compiler\$1) with (parameter\$1 or parametric)	USPAT; EPO; JPO; DERWENT; IBM
S36	198	(memory near2 compiler\$1) with ((data near2 point\$1) or data)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB

US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	0.537 or 533 or 534 or 535 or 536 0.10 PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB S37 and (memory with (plarametric near2 factor\$1)) S37 and (memory with (plarametric near2 factor\$1)) US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB S37 and (memory with (plarametric near2 dataset\$1)) or dataset\$1)) S37 and (memory with (plarametric near2 dataset\$1) or dataset\$1)) S37 and (memory macz taining) US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-P	1880 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	S37 S38 S39 S39 S40 S41 S42 S43 S44 S45 S48 S52 S53 S53 S55 S55 S55 S55 S56 S56 S57 S56 S57 S56 S57 S56 S60 S60 S60 S60 S60 S60 S60 S60 S60 S6
	Deepak Metha	₩.	9981954
r S31 o US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	S38	150	S63
סט-דטדטס, טאראו, הדט, טדט, טהאעערועו, וסועי, וטס		3	4
001 - 101 -		äÖ	CAO
US-PGPUB USPAT EPO: JPO: DERWENT IBM_TDB	S55	9	S61
US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	S57	18	S60
US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB	S37 and (memory with ("1.0" or "0.	37	S59
US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	S57 and (multiplex\$3 near2 factor\$	7	S58
US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB		-	S57
US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB		286	S56
US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB		248	S55
US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB		44	S54
US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB		6324	S53
r proce US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB		44	S52
US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB		-	S51
US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB		4	S ₂ 0
US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB		2	S49
US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB		14	S48
US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB		22	S47
US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB	S37	4	S46
EPROIUS-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB	S37	176	S45
US-PGPUB, USPAT, EPO; JPO; DERWENT; IBM_TDB		37	S44
US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	S37 and (memory with ((access or	250	S43
US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB		109	S42
US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB		16	S41
US-PGPUB: USPAT; EPO: JPO: DERWENT: IBM_TDB	S37 and (memory with ((parametric near2 dataset\$1) or dataset\$1))	7	S40
US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	S37 and (MUX near2 factor\$1)	-	S39
US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	S37 and (memory with (MUX near2 factor\$1))	-	S38
US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	S31 or S32 or S33 or S34 or S35 o	1880	S37

_	
$\overline{\mathbf{c}}$	
Ř	
E	
S	
_	
S	
⋖	

1/12/06

Results of search set S63	<u>S63</u>			
Document Kind Codes Title		Issue Date	Current OR	Abstract
US 20050114560 A1 '	JS 20050114560 A1 Tightly coupled and scalable memory and execution unit architecture	2005052	20050526 710/22	•
US 20050108398 A1	US 20050108398 A1 Systems and methods for using metrics to control throttling and swapping in a message proce:		20050519 709/225	
US 20050102472 A1	US 20050102472 A1 Data processor having cache memory		20050512 711/120	
US 20050060500 A1 (US 20050060500 A1 General purpose memory compiler system and associated methods	2005031	20050317 711/147	
US 20050055675 A1 (US 20050055675 A1 Generation of software objects from a hardware description	2005031	20050310 717/135	
US 20050047238 A1 1	US 20050047238 A1 Reconfigurable memory arrays	2005030:	20050303 365/210	
US 20050039156 A1 1	US 20050039156 A1 Design method for essentially digital systems and components thereof and essentially digital sy	20050217 716/18	7 716/18	
US 20040215893 A1	US 20040215893 A1 Method for use of ternary cam to implement software programmable cache policies	2004102	20041028 711/138	
US 20040205290 A1 Memory device	Memory device	2004101	20041014 711/103	

US 20040202025 A1	Nonvolatile semiconductor memory device	
US 20040202019 A1	Nonvolatile semiconductor memory device	
US 20040196712 A1	Semiconductor memory device	20041007 365/202
US 20040151038 A1	Memory module and method for operating a memory module in a data memory system	20040805 365/200
US 20040122644 A1	Optimized execution of software objects generated from a hardware description	20040624 703/16
US 20040117168 A1	Global analysis of software objects generated from a hardware description	20040617 703/14
US 20040117167 A1	Simulation of software objects generated from a hardware description	20040617 703/14
US 20040111690 A1	Method for composing memory on programmable platform devices to meet varied memory re-	20040610 716/17
US 20040088702 A1	Lock-free overflow strategy for work stealing	20040506 718/100
US 20040071009 A1	Compilable address magnitude comparator for memory array self-testing	20040415 365/145
US 20040036700 A1	Data communications device, data communications system, document display method with vid	20040226 345/660
US 20040015925 A1		20040122 717/155
	Memory model for a run-time environment	20031204 707/1
	Data processor having cache memory	20031030 711/137
US 20030192013 A1	Method and apparatus for facilitating process-compliant layout optimization	20031009 716/2
	Gate array core cell for VLSI ASIC devices	20030925 257/202
20030156751	Method of and apparatus for rectifying a stereoscopic image	20030821 382/154
	Write-barrier maintenance in a garbage collector	20030605 707/103R
	Semiconductor memory device	20030605 365/185.2
US 20030026131 A1	Redundancy circuit and method for replacing defective memory cells in a flash memory device	20030206 365/185.11
US 20030026129 A1	REDUNDANCY CIRCUIT AND METHOD FOR FLASH MEMORY DEVICES	20030206 365/185.09
US 20030002347 A1	Nonvolatile semiconductor memory device	20030102 365/185.29
US 20020191448 A1	Timing circuit and method for a compilable dram	20021219 365/194
	Nonvolatile semiconductor memory device	20021128 365/185.22
US 20020154553 A1	System and method for redundancy implementation in a semiconductor device	20021024 365/200
	SRAM emulator	20020919 365/233
	MEMORY DEVICE OPERABLE WITH A SMALL-CAPACITY BUFFER MEMORY AND HAVIN	20020627 711/103
US 20020046251 A1	Streaming memory controller	20020418 709/213
20020042897	Method and system for distributed testing of electronic devices	
20020035671	Processor with cache control	
US 20020013881 A1	Dynamically-tunable memory controller	20020131 711/105
US 20010048610 A1	Semiconductor memory device	
20010037432	Data processor having cache memory	
20010030889	Nonvolatile semiconductor memory device	
2001001	Memory management table producing method and memory device	20010816 711/154
6895452	Tightly coupled and scalable memory and execution unit architecture	20050517 710/22
6892328	Method and system for distributed testing of electronic devices	
6853572		
6850446	Memory cell sensing with low noise generation	
6848027	Data processor having cache memory	20050125 711/129
68423/5	Methods and apparatuses for maintaining information stored in a non-volatile memory cell	
US 6836831 BZ	Independent sequencers in a DRAM control structure	20041228 /11/169
70016/0	Nonvolatile semiconductor memory device	20040914 365/185.29

20040907 20040720 20040608 ptimization 20040601 20040518 20040323 20040323	20040113 20031202 20031111 20030923 20030722 20030722	In method for increasing performance in a compilable read-only memory (ROM) In method for increasing performance in a compilable read-only memory (ROM) In method for increasing performance in a compilable read-only memory (ROM) In method for increasing performance in a compilable provided for a compilable DRAM Interved for a compilable DRAM Interved for a compilable broad data read operation Interved for a memory device having high speed data read operation Interved for a memory device having high speed data read operation Interved for a memory device having high speed data read operation Interved for a memory device having high speed data read operation Interved for a memory device having high speed data read operation Interved for a memory device having high speed data read operation Interved for a compilable DRAM Interved for a compil	20021015 20020917 20020820 20020820 20020813 20020723 20020723 20020723 20020723	n a multi-port memories prior loading of ramp data ble memory sing a common timing synchronizal a controller for selecting a cache m
Electrically-alterable non-volatile memory cell Gate array core cell for VLSI ASIC devices Nonvolatile semiconductor memory apparatus Method and apparatus for facilitating process-compliant layout optimization System and method for memory characterization Semiconductor device having a high-speed data read operation Semiconductor memory with multiple timing loops Memory with vectorial access	Event based semiconductor test system Compilable address magnitude comparator for memory array self-testing Realtime parallel processor system for transferring common information among parallel proces Memory management table producing method and memory device Memory device generator for generating memory devices with redundancy Built-in precision shutdown apparatus for effectuating self-referenced access timing scheme Redundancy circuit and method for replacing defective memory cells in a flash memory device	System and method for increasing performance in a compilable read-only memory (ROM) System and method for increasing performance in a compilable read-only memory (ROM) SRAM emulator Optimized virtual memory management for dynamic data types Redundancy circuit and method for flash memory devices System and method for redundancy implementation in a semiconductor device Timing circuit and method for a compilable DRAM Semiconductor memory device having high speed data read operation Low power read circuitry for a memory circuit based on charge redistribution between bitlin	Compilable block clear mechanism on per I/O basis for high-speed memory Dynamically-tunable memory controller Memory controller with programmable delay counter for tuning performance based on timing position in the programmable delay counter for tuning performance based on timing position in the semiconductor memory device Nonvolatile semiconductor memory device Memory device operable with a small-capacity buffer memory and having a flash memory Automated design of digital signal processing integrated circuit Controlling burst sequence in synchronous memories System and method for increasing performance in a compilable read-only memory (ROM) Memory compiler interface and methodology	Way to compensate the effect of coupling between bitlines in a multi-port memories Architecture with multi-instance redundancy implementation Reduced latency row selection circuit and method Method for controlling several stepping motor modules with prior loading of ramp data Dynamically-tunable memory controller Hierarchical sense amp and write driver circuitry for compilable memory Self-timed clock circuitry in a multi-bank memory instance using a common timing synchronizal Data processor with variable types of cache memories and a controller for selecting a cache m Nonvolatile semiconductor memory device
6788574 6765245 6747902 6745372 6738953 6735120 6711092 6704834	US 6678643 B1 US 6658610 B1 US 6658610 B1 US 6625712 B2 US 6598190 B1 US 6594177 B2	6587364 6584036 6578129 6563732 6556490 6538932 65389356	6466504 6453434 6438670 6438036 6434658 6425116 6425062 6424556 6405160	US 6370078 B1 US 6363020 B1 US 6356503 B1 US 6348774 B1 US 6334174 B1 US 6292427 B1 US 6282131 B1 US 6275902 B1 US 6275902 B1 US 6275902 B1

US 6249471 B1	Fast full signal differential output path circuit for high-speed memory	20010619 365/207
US 6236618 B1	Centrally decoded divided wordline (DWL) memory architecture	20010522 365/230.06
6233197	Multi-port semiconductor memory and compiler having capacitance compensation	20010515 365/230.05
6216180	Method and apparatus for a nonvolatile memory interface for burst read operations	20010410 710/35
	Nonvolatile semiconductor memory device	20010130 365/185.18
US 6157576 A	Nonvolatile semiconductor memory device	20001205 365/185.29
US 6016273 A	Nonvolatile semiconductor memory device	20000118 365/185.22
	Multi-compartment and acceptors computerized vending machine	19991214 194/217
US 5991200 A	Nonvolatile semiconductor memory device	19991123 365/185.18
	Apparatus for rejection diagnostics after organ transplants	19991026 128/899
	Method and apparatus for configurable memory emulation	19991019 703/25
	Nonvolatile semiconductor memory device	19990928 365/185.29
	Nonvolatile semiconductor memory device	19990907 365/185.22
	Timing scheme for memory arrays	19990713 365/230.08
	Nonvolatile semiconductor memory device	19990629 365/185.18
	Data processor with variable types of cache memories	19981208 711/131
5844842	Nonvolatile semiconductor memory device	19981201 365/185.24
5808900	Memory having direct strap connection to power supply	19980915 716/10
US 5781732 A	Framework for constructing shared documents that can be collaboratively accessed by multiple	19980714 709/205
US 5781476 A	Nonvolatile semiconductor memory device	19980714 365/185.22
	Fast, dual ported cache controller for data processors in a packet switched cache coherent mu	19970701 711/131
	Flash memory system	19970617 365/185.33
US 5634107 A	Data processor and method of processing data in parallel	19970527 711/111
	Apparatus which detects lines approximating an image by repeatedly narrowing an area of the	19960910 382/104
	Dynamic random access memory device with sense amplifiers serving as cache memory indep	19960618 365/238.5
	Digital circuit design assist system for designing hardware units and software units in a desired	19960220 703/14
	Semiconductor memory device employing sense amplifier control circuit and word line control c	19951226 365/233.5
US 5479184 A	Videotex terminal system using CRT display and binary-type LCD display	19951226 345/3.1
	Rule structure for insertion of new elements in a circuit design synthesis procedure	19950919 716/18
	Local in-device memory feature for electrically powered medical equipment	19950321 702/59
	Hold-type latch circuit with increased margin in the feedback timing and a memory device using	19950321 327/94
5222029	Bitwise implementation mechanism for a circuit design synthesis procedure	
	Semiconductor memory device having a driving circuit provided in association with a high spee.	
	Integrated electric design system with automatic constraint satisfaction	
	Method of and apparatus for detecting pattern defects by means of a plurality of inspecting unit	19910903 382/147
US 4945495 A	Image memory write control apparatus and texture mapping apparatus	
	Semiconductor memory with an improved nibble mode arrangement	
	High-speed dual mode graphics memory	
	Video terminal for use in graphics and alphanumeric applications	
	Method and apparatus for generating a set of signals representing a curve	
US 4686633 A	Method and apparatus for generating a set of signals representing a curve	19870811 345/442